



ALMA MATER STUDIORUM  
UNIVERSITÀ DI BOLOGNA  
CAMPUS DI CESENA



# Hot-Carrier Degradation in New Generation Power LDMOS: LOCOS- vs. STI-based Architecture

**A. N. Tallarico**<sup>1</sup>, S. Reggiani<sup>2</sup>, R. Depetro<sup>3</sup>, G. Croce<sup>3</sup>,  
E. Sangiorgi<sup>1</sup>, C. Fiegna<sup>1</sup>

<sup>1</sup>ARCES and DEI, Università di Bologna, Cesena, Italia

<sup>2</sup>ARCES and DEI, Università di Bologna, Bologna, Italia

<sup>3</sup>Technology R&D, STMicroelectronics, Agrate Brianza, Italia

# Outline

## ➤ Introduction

- When hot-carrier degradation occurs in a real application

## ➤ Devices description

- LOCOS vs. STI LDMOS transistors

## ➤ Review of the Hot-Carrier Stress (HCS) degradation model



## ➤ Results and Discussion

## ➤ Conclusions




# Introduction

- HC degradation in a real application: **Switching phase**



High to Low transition

Switching node simulation



Low to High transition

# Outline

## ➤ Introduction

- When hot-carrier degradation occurs in a real application

## ➤ **Devices description**

- LOCOS vs. STI LDMOS transistors

## ➤ Review of the Hot-Carrier Stress (HCS) degradation model


## ➤ Results and Discussion

## ➤ Conclusions




# LDMOS structure: LOCOS vs STI

- N-drift LDMOS integrated in BCD technology
  - 200mm-wafer by STMicroelectronics
- Same Class voltage: 18 V
- Similar On-resistance:  $8 \div 9 \text{ m}\Omega \cdot \text{mm}^2$
- Different threshold voltage: 0.85 V (LOCOS) and 1.4 V (STI)



LOCOS



STI



# Purpose of this Work

- **To experimentally investigate** the hot-carrier degradation (HCD) in both LDMOS architectures
- **To reproduce** HCD by means of TCAD simulation
- **To understand** the main degradation mechanisms
- **To localize** the interface trap generation



# Outline

## ➤ Introduction

- When hot-carrier degradation occurs in a real application

## ➤ Devices description

- LOCOS vs. STI LDMOS transistors

## ➤ **Review of the Hot-Carrier Stress (HCS) degradation model**

## ➤ Results and Discussion

## ➤ Conclusions



# HCS Degradation Model

- TCAD model **developed** by S. Reggiani [1] and implemented in **Sentaurus simulator** [2] from 2016 version
- Different bond breakage mechanisms are included:
  - **Single-particle (SP)**, where a single hot particle is responsible;
  - **Multiple-particle (MP)**, where several colder carriers impinging the interface are responsible;
  - **Field-enhanced thermal (TH)**, where thermal interactions with the lattice are responsible.

[1] S. Reggiani, et al., T-ED, Vol. 60, No. 2, pp. 691-698, Feb. 2013

[2] Sentaurus-Device U.G. v. L-2016.03, Synopsys Inc., 2016





# Outline

## ➤ Introduction

- When hot-carrier degradation occurs in a real application

## ➤ Devices description

- LOCOS vs. STI LDMOS transistors

## ➤ Review of the Hot-Carrier Stress (HCS) degradation model

## ➤ **Results and Discussion**


## ➤ Conclusions




# Device Calibration

- TCAD calibration has been performed in order to reliably investigate the HC degradation

## LOCOS




## STI



- Transfer, output, and off-state (not shown) characteristics accurately reproduced.




# Identifying Hot Carrier Conditions




- Body current monitoring because of its correlation with the impact ionization (ii) generation;
- By increasing  $V_{GS}$  the ii peak moves towards the drain;  $I_B$  increases again due to Kirk effect;
- Same behavior observed in the STI structure (not shown);
- STI structure features a lower ii at relatively low  $V_{GS}$ ;




# Body Current vs $R_{ON}$ Degradation



- $R_{ON}$  degradation perfectly follows body current in LOCOS devices
  - **Single-particle process** is the dominant degradation mechanism.
- No correlation in the case of STI devices
- Different degradation mechanisms occur in the two structures



# $R_{ON}$ Degradation (TCAD)






➤ **Single-particle** process is the **only enabled** degradation mechanism in the HCS model

➤ Both **single-** and **multiple-particle** processes must be taken into account to reproduce experimental  $R_{ON}$  degradation



# Where Degradation is Localized




- At relatively low gate voltages, both devices show a higher trap generation at the source-side of the LOCOS/STI
- By increasing the gate voltage:
  - Interface trap generation in LOCOS follows the impact ionization peak, hence moves toward the drain contact;
  - In the case of STI, trap generation is uniformly distributed along the STI interface;







# Direct Comparison: LOCOS vs STI

- Similar On-resistance degradation




- STI: higher number of cold electrons
- LOCOS: higher number of hot carriers



# Electron Current Density

Because of the etched trench (STI) deeper in silicon, the current flows confined at the interface of the STI bottom. As a result, a higher number of colder electrons interact with the molecules at the interface creating traps.





# Outline

## ➤ Introduction

- When hot-carrier degradation occurs in a real application

## ➤ Devices description

- LOCOS vs. STI LDMOS transistors

## ➤ Review of the Hot-Carrier Stress (HCS) degradation model

## ➤ Results and Discussion

## ➤ Conclusions



# Conclusions

- The two LDMOS architectures are affected by different HC degradation mechanisms: Single- and Multiple-particle;
- STI devices suffers from an additional degradation contribution due to multiple-cold-carriers caused by a deeper STI with respect to LOCOS;
- However, a clear reduction of the single high-energetic-carrier (reduced impact-ionization) due to the global result of different doping profiles and geometrical dimensions is attained in STI devices;
- Overall, STI devices are as robust as the LOCOS, guaranteeing same performance.





ALMA MATER STUDIORUM  
UNIVERSITÀ DI BOLOGNA



**Acknowledgements:** This work was supported by:

- ECSEL 2014-2-653933: R2POWER300 “Preparing R2 extension to 300mm for BCD Smart Power and Power Discrete”
- ECSEL 2016-2-IA-737417:R3-PowerUP “300mm Pilot Line for Smart Power and Power Discrete”

# Thank you for your attention

- 50<sup>th</sup> Annual Meeting of SIE, Naples, 20-22 June, 2018



ALMA MATER STUDIORUM  
UNIVERSITÀ DI BOLOGNA  
CAMPUS DI CESENA


# Appendix



ALMA MATER STUDIORUM  
UNIVERSITÀ DI BOLOGNA  
CAMPUS DI CESENA



# OFF-State Characteristics:LOCOS

- Accurately reproduced by Sentaurus TCAD
  - van Overstraeten-de Man model





# Body Current vs Impact Ionization

## LOCOS




# Spatial Interface Trap Distribution

- By increasing the gate bias the impact ionization peak moves toward the drain creating defects at the silicon/oxide interface



# Temperature Dependence: LOCOS


- By increasing the temperature the  $\Delta R_{ON}$  is reduced because of the phonon increase
- the electron-phonon interactions tend to redistribute electrons from the high-energy tail to lower energies, thus reducing the HCS processes.





# Threshold Voltage Degradation: LOCOS

- Negligible  $V_{TH}$  degradation is observed



# HCS Degradation Model: SP

- Interface trap density generated during hot-carrier

$$N_{it,SP}(\mathbf{r}, t, E_{SP}) = P_{SP} N_0 [1 - e^{-k_{SP}(\mathbf{r}, E_{SP})t}]$$

$P_{SP}$ : probability for defect generation  
 $N_0$ : maximum number of interface bonds  
 $E_{SP}$ : activation energy for the SP process

- Reaction rate for the SP process is given by the scattering-rate integral

$$k_{SP}(\mathbf{r}, E_{SP}) = \int_{E_{SP}}^{\infty} f(\mathbf{r}, E) g(E) v(E) \sigma_{SP}(E) dE$$

$f(\mathbf{r}, E)$ : carrier distribution function  
 $g(E)$ : total density of states  
 $v(E)$ : magnitude of carrier velocity

- single-particle reaction cross-section

$$\sigma_{SP}(E) = \sigma_{SP0} \left( \frac{E - E_{SP}}{k_B T} \right)^{p_{SP}}$$

$\sigma_{SP0}$ : fitting parameter  
 $p_{SP}$ : exponent characterizing the SP process

[1] S. Reggiani, et al., T-ED, Vol. 60, No. 2, pp. 691-698, Feb. 2013

[2] Sentaurus-Device U.G. v. L-2016.03, Synopsys Inc., 2016



# HCS Degradation Model: SP

## ➤ Interface trap density generated during hot-carrier

$$N_{it,MP}(r, t, E_{MP}) = P_{MP} N_0 \left[ \frac{P_{emi}}{P_{pass}} \left( \frac{P_u}{P_d} \right)^{N_1} (1 - e^{-P_{emi}t}) \right]^{1/2}$$

$P_{MP}$ : probability for defect generation  
 $N_1$ : n° of energy levels in the oscillator that models the bond

## ➤ Emission and passivation probabilities modelled as Arrhenius law

$$P_{emi} = v_{emi} e^{-E_{emi}/(k_B T)}$$

$V_{emi}$  and  $V_{pass}$  are the emission and passivation frequencies, respectively.

$$P_{pass} = v_{pass} e^{-E_{pass}/(k_B T)}$$

$E_{emi}$  and  $E_{pass}$  are the emission and passivation energies, respectively.

## ➤ Oscillator excitation and de-excitation probability

$$P_u = k_{ph} e^{-E_{ph}/(k_B T)} + k_{MP}(r, E_{MP})$$

$E_{ph}$  and  $k_{ph}$  are the phonon energy and the reaction rate, respectively.

$$P_d = k_{ph} + k_{MP}(r, E_{MP})$$

$E_{MP}$  is the activation energy for MP processes.





ALMA MATER STUDIORUM  
UNIVERSITÀ DI BOLOGNA  
CAMPUS DI CESENA

**Andrea Natale Tallarico**

ARCES-DEI, Università di Bologna, Cesena, Italia

a.tallarico@unibo.it

<https://www.unibo.it/sitoweb/a.tallarico>